Skip to content

Commit 6b1e6e3

Browse files
dgarskemiyazakh
authored andcommitted
Spelling fixes.
1 parent 07de40e commit 6b1e6e3

1 file changed

Lines changed: 7 additions & 6 deletions

File tree

IDE/Renesas/e2studio/RZN2L/README.md

Lines changed: 7 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -10,7 +10,7 @@ They also include benchmark and cryptography tests for the wolfCrypt library.
1010
The example project contains both the wolfSSL and wolfCrypt libraries.
1111
It is built as a `Renesas RZ/N C/C++ FSP Project` and contains the Renesas RZ
1212
configuration. The wolfssl project uses `Renesas Secure IP on RZ`
13-
as hardware acceleration for cyptography.
13+
as hardware acceleration for cryptography.
1414

1515
**Limitation**
1616

@@ -51,7 +51,7 @@ The example project summary is listed below and is relevant for every project.
5151
|RSIP Engine for RZ/N2L|v1.3.0+fsp.1.2.0|Need to contact Renesas to get RSIP module|
5252

5353
Note1:\
54-
To use RSIP drive, a devvice type should be `R9A07G084M04GBG`. However, choosing `R9A07G084M04GBG` won't allow to select `RSK+RZN2L` board. This example uses LED and external flash memory on `RSK + RZN2L` board. Therefore, the example temporary `R9A07G084M04GBG` for the device type. Updating e2studio or fsp could resolve the issue.
54+
To use RSIP driver, a device type should be `R9A07G084M04GBG`. However, choosing `R9A07G084M04GBG` won't allow to select `RSK+RZN2L` board. This example uses LED and external flash memory on `RSK + RZN2L` board. Therefore, the example temporary `R9A07G084M04GBG` for the device type. Updating e2studio or fsp could resolve the issue.
5555

5656
## Setup Steps and Build wolfSSL Library
5757

@@ -77,7 +77,7 @@ Note1:\
7777
|Thread Symbol|rzn2l_tst_thread|
7878
|Thread Name|rzn2l_tst_thread|
7979
|Thread Stack size|increase depending on your environment<br> e.g. 0xA000|
80-
|Thread MemoryAllocation|Dyamic|
80+
|Thread MemoryAllocation|Dynamic|
8181
|Common General Use Mutexes|Enabled|
8282
|Common General Enable Backward Compatibility|Enabled|
8383
|Common Memory Allocation Support Dynamic Allocation|Enabled|
@@ -117,7 +117,7 @@ um_serial_io_internal.h
117117

118118
2). Select J-Link ARM and R9A07G084M04
119119

120-
3). Break at Entory point. Change `cpsr` register value from 0xXXXXX1yy to 0xXXXXX1da
120+
3). Break at Entry point. Change `cpsr` register value from 0xXXXXX1yy to 0xXXXXX1da
121121

122122
## Run TLS 1.3 Client
123123
1.) Enable `WOLFSSL_TLS13` macro in `user_settings.h`
@@ -476,7 +476,7 @@ Test complete
476476
```
477477

478478
**Note**
479-
`SHA1/224/256/384/512` and `Random generation` of RSIP driver are enabled at the sampele output above while running wolfCrypt test.
479+
`SHA1/224/256/384/512` and `Random generation` of RSIP driver are enabled at the sample output above while running wolfCrypt test.
480480

481481
## Run Benchmark
482482

@@ -536,7 +536,8 @@ Benchmark complete
536536
End wolfCrypt Benchmark
537537
```
538538
**Note**
539-
`SHA1/224/256/384/512` and `Random generation` of RSIP driver are enabled at the sampele output above.
539+
`SHA1/224/256/384/512` and `Random generation` of RSIP driver are enabled at the sample output above.
540+
540541
## Support
541542

542543
For support inquiries and questions, please email support@wolfssl.com. Feel free to reach out to info@wolfssl.jp as well.

0 commit comments

Comments
 (0)