We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
1 parent 55e0fc6 commit 7baf266Copy full SHA for 7baf266
docs/release_notes/4.1.0.rst
@@ -0,0 +1,7 @@
1
+- Enhancements to Stream VCI and AXI Stream VCs. (:vunit_issue:`420`, :vunit_issue:`422`, :vunit_issue:`429`, :vunit_issue:`483`)
2
+- Add option 'overwrite' to set_sim_option. (:vunit_issue:`471`)
3
+- ActiveHDL: add code coverage support. (:vunit_issue:`461`)
4
+- GtkWave: add sim option 'ghdl.init_file.gui'. (:vunit_issue:`459`)
5
+- GHDL: add boolean option ghdl.elab_e, to execute 'ghdl -e' only. (:vunit_issue:`467`)
6
+- GHDL: with VHDL 2008 nonzero return values produce a fail. (:vunit_issue:`469`)
7
+- Add experimental VHDL 2019 support. (:vunit_issue:`549`)
0 commit comments