|
8 | 8 | <license>License/license.txt</license> |
9 | 9 |
|
10 | 10 | <releases> |
11 | | - <release version="10.2.1-dev3"> |
12 | | - - Reworked component conditions |
13 | | - </release> |
14 | | - <release version="10.2.1-dev2"> |
15 | | - - Moved device and environment specifics into separate header |
16 | | - - Added implementation of the osMemoryPool functions using FreeRTOS |
17 | | - - Removed Cortex-A example (will be available in separate pack) |
18 | | - </release> |
19 | | - <release version="10.2.1-dev1"> |
20 | | - - Updated to FreeRTOS 10.2.1 |
21 | | - </release> |
22 | | - <release version="10.2.1-dev0"> |
23 | | - - Corrected osThreadGetStackSpace return value (bytes instead of words) |
| 11 | + <release version="10.3.0-rc0"> |
| 12 | + FreeRTOS 10.3.0 |
| 13 | + Maintenance for CMSIS 5.4.0: |
| 14 | + - Added osMemoryPool functions using FreeRTOS |
| 15 | + - Corrected osEventFlagsWait flag comparison when using osFlagsWaitAll |
| 16 | + - Corrected osThreadGetStackSpace return value (bytes instead of words) |
| 17 | + - Removed Cortex-A examples (available in device specific packs) |
24 | 18 | </release> |
25 | 19 | <release version="10.2.0" date="2019-04-12"> |
26 | 20 | FreeRTOS 10.2.0 |
|
80 | 74 | <require Tcompiler="IAR"/> |
81 | 75 | </condition> |
82 | 76 |
|
83 | | - <condition id="ARMCC GCC"> |
84 | | - <accept condition="ARMCC"/> |
85 | | - <accept condition="GCC"/> |
86 | | - </condition> |
87 | 77 | <condition id="ARMCC6 GCC"> |
88 | 78 | <accept condition="ARMCC6"/> |
89 | 79 | <accept condition="GCC"/> |
90 | 80 | </condition> |
91 | | - <condition id="ARMCC GCC IAR"> |
92 | | - <accept condition="ARMCC"/> |
93 | | - <accept condition="GCC"/> |
94 | | - <accept condition="IAR"/> |
95 | | - </condition> |
96 | 81 | <condition id="ARMCC6 GCC IAR"> |
97 | 82 | <accept condition="ARMCC6"/> |
98 | 83 | <accept condition="GCC"/> |
|
265 | 250 | <require condition="ARMCC"/> |
266 | 251 | </condition> |
267 | 252 |
|
268 | | - <condition id="CA9_DP_ARMCC"> |
269 | | - <description>Cortex-A9 processor based device for the ARM Compiler 5</description> |
270 | | - <require condition="CA9_DP"/> |
271 | | - <require condition="ARMCC"/> |
272 | | - </condition> |
273 | | - |
274 | 253 | <!-- ARMCC6 compiler --> |
275 | 254 | <condition id="CM0_ARMCC6"> |
276 | 255 | <description>Cortex-M0 or Cortex-M0+ or SC000 processor based device for the ARM Compiler 6</description> |
|
316 | 295 | <require condition="CM23"/> |
317 | 296 | <require condition="ARMCC6"/> |
318 | 297 | </condition> |
319 | | - <condition id="CM23_NoTZ_ARMCC6"> |
320 | | - <description>Cortex-M23 processor based device without TrustZone for the ARM Compiler 6</description> |
321 | | - <require condition="CM23_NoTZ"/> |
322 | | - <require condition="ARMCC6"/> |
323 | | - </condition> |
324 | 298 | <condition id="CM23_TZ_ARMCC6"> |
325 | 299 | <description>Cortex-M23 processor based device with TrustZone for the ARM Compiler 6</description> |
326 | 300 | <require condition="CM23_TZ"/> |
|
332 | 306 | <require condition="CM33"/> |
333 | 307 | <require condition="ARMCC6"/> |
334 | 308 | </condition> |
335 | | - <condition id="CM33_NoTZ_ARMCC6"> |
336 | | - <description>Cortex-M33 processor based device without TrustZone for the ARM Compiler 6</description> |
337 | | - <require condition="CM33_NoTZ"/> |
338 | | - <require condition="ARMCC6"/> |
339 | | - </condition> |
340 | 309 | <condition id="CM33_TZ_ARMCC6"> |
341 | 310 | <description>Cortex-M33 processor based device with TrustZone for the ARM Compiler 6</description> |
342 | 311 | <require condition="CM33_TZ"/> |
343 | 312 | <require condition="ARMCC6"/> |
344 | 313 | </condition> |
345 | 314 |
|
346 | | - <condition id="CA9_DP_ARMCC6"> |
347 | | - <description>Cortex-A9 processor based device for the ARM Compiler 6</description> |
348 | | - <require condition="CA9_DP"/> |
349 | | - <require condition="ARMCC6"/> |
350 | | - </condition> |
351 | | - |
352 | 315 | <!-- GCC compiler --> |
353 | 316 | <condition id="CM0_GCC"> |
354 | 317 | <description>Cortex-M0 or Cortex-M0+ or SC000 processor based device for the GCC Compiler</description> |
|
394 | 357 | <require condition="CM23"/> |
395 | 358 | <require condition="GCC"/> |
396 | 359 | </condition> |
397 | | - <condition id="CM23_NoTZ_GCC"> |
398 | | - <description>Cortex-M23 processor based device without TrustZone for the GCC Compiler</description> |
399 | | - <require condition="CM23_NoTZ"/> |
400 | | - <require condition="GCC"/> |
401 | | - </condition> |
402 | 360 | <condition id="CM23_TZ_GCC"> |
403 | 361 | <description>Cortex-M23 processor based device with TrustZone for the GCC Compiler</description> |
404 | 362 | <require condition="CM23_TZ"/> |
|
410 | 368 | <require condition="CM33"/> |
411 | 369 | <require condition="GCC"/> |
412 | 370 | </condition> |
413 | | - <condition id="CM33_NoTZ_GCC"> |
414 | | - <description>Cortex-M33 processor based device without TrustZone for the GCC Compiler</description> |
415 | | - <require condition="CM33_NoTZ"/> |
416 | | - <require condition="GCC"/> |
417 | | - </condition> |
418 | 371 | <condition id="CM33_TZ_GCC"> |
419 | 372 | <description>Cortex-M33 processor based device with TrustZone for the GCC Compiler</description> |
420 | 373 | <require condition="CM33_TZ"/> |
421 | 374 | <require condition="GCC"/> |
422 | 375 | </condition> |
423 | 376 |
|
424 | | - <condition id="CA9_DP_GCC"> |
425 | | - <description>Cortex-A9 processor based device for the GCC Compiler</description> |
426 | | - <require condition="CA9_DP"/> |
427 | | - <require condition="GCC"/> |
428 | | - </condition> |
429 | | - |
430 | 377 | <!-- IAR compiler --> |
431 | 378 | <condition id="CM0_IAR"> |
432 | 379 | <description>Cortex-M0 or Cortex-M0+ or SC000 processor based device for the IAR Compiler</description> |
|
472 | 419 | <require condition="CM23"/> |
473 | 420 | <require condition="IAR"/> |
474 | 421 | </condition> |
475 | | - <condition id="CM23_NoTZ_IAR"> |
476 | | - <description>Cortex-M23 processor based device without TrustZone for the IAR Compiler</description> |
477 | | - <require condition="CM23_NoTZ"/> |
478 | | - <require condition="IAR"/> |
479 | | - </condition> |
480 | 422 | <condition id="CM23_TZ_IAR"> |
481 | 423 | <description>Cortex-M23 processor based device with TrustZone for the IAR Compiler</description> |
482 | 424 | <require condition="CM23_TZ"/> |
|
488 | 430 | <require condition="CM33"/> |
489 | 431 | <require condition="IAR"/> |
490 | 432 | </condition> |
491 | | - <condition id="CM33_NoTZ_IAR"> |
492 | | - <description>Cortex-M33 processor based device without TrustZone for the IAR Compiler</description> |
493 | | - <require condition="CM33_NoTZ"/> |
494 | | - <require condition="IAR"/> |
495 | | - </condition> |
496 | 433 | <condition id="CM33_TZ_IAR"> |
497 | 434 | <description>Cortex-M33 processor based device with TrustZone for the IAR Compiler</description> |
498 | 435 | <require condition="CM33_TZ"/> |
499 | 436 | <require condition="IAR"/> |
500 | 437 | </condition> |
501 | 438 |
|
502 | | - <condition id="CA9_DP_IAR"> |
503 | | - <description>Cortex-A9 processor based device for the IAR Compiler</description> |
504 | | - <require condition="CA9_DP"/> |
505 | | - <require condition="IAR"/> |
506 | | - </condition> |
507 | | - |
508 | 439 | <!-- FreeRTOS ports for the Arm Cortex core --> |
509 | 440 | <condition id="FreeRTOS Port Cortex-A"> |
510 | 441 | <description>Requirements for FreeRTOS port for Cortex-A</description> |
|
0 commit comments